The direct current circuit breakers are considered a promising option to protect the transmission line against commonly appearing line-to-ground fault. However, the challenges of losses in the nonoperational stage, escalation of response against fault current, and large fault current handling capability remain the debatable issues for direct current circuit breakers. This paper introduces a novel topology of the hybrid circuit breaker with fault-current-limiting characteristics, which contains three branches: the main branch, fault-current-limiting branch, and energy absorption branch. The main branch includes a mechanical switch, breaker impedance, and bidirectional power electronics switches. In the fault-current-limiting branch, a fault-current-limiting circuit is introduced which contains n numbers of bidirectional switches and current-limiting inductors, which are connected in series to make the design modular in nature. During the normal working stage, the current flows through the main branch of the breaker. Once a fault in the system is confirmed, the fault current is transferred to the fault-current-limiting branch. At this stage, the intensity of the fault current is reduced significantly using the fault-current-limiting circuit, and finally, the residual current is shifted to the energy absorption branch. The working principle, design considerations, and parametric analysis concerning the design of hybrid circuit breakers are incorporated in this paper. The performance of the proposed breaker is evaluated using a three-terminal voltage-source converter-based high-voltage direct current transmission network; for this purpose, a PSCAD/EMTDC simulation tool is used. The performance of the proposed breaker is also compared with other topologies. The comparative analysis shows that the proposed breaker is a good alternative considering high fault current interruption requirements, response time against fault current, and power losses.
Introduction
Due to increased penetration of renewable energy into power grids, the VSC-HVDC transmission projects have gained attention globally because the VSC-HVDC systems allow the independent control of active and reactive power [1] [2] [3] [4] [5] . With the passage of time, the rating of VSC-HVDC projects has increased; the details of HVDC projects in [6] [7] [8] strengthen this argument. The VSC-HVDC-based transmission shows more vulnerability against frequently appearing L-G faults. The increased ratings of VSC-HVDC networks demand the protection equipment with increased fault current handling capabilities.
The working principle of proposed topology, analysis to determine the size of CLIs, current in different stages, and transient overvoltage analysis are discussed in Section 2 of the paper. In Section 3, simulation results are presented to verify the theoretical concepts. Section 4 contains the comparative analysis of proposed solutions with other available topologies. Finally, in Section 5, the conclusions of the paper are presented. 
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Proposed Topology
Working Principle
The proposed HCB with FCLC contains three branches: the main branch, auxiliary branch, and energy transfer branch, as shown in Figure 3 . The main branch constitutes a mechanical switch called UFD, and bidirectional PE switches composed of IGBTs, also known as LCS. The proposed FCLC to limit the fault current is placed in the auxiliary branch. The third branch of the HCB is called the energy absorption branch, which consists of an MOA. In Figure 3 , the value of CLR is represented by Lb, which is called the breaker impedance. Although the design of the FCLC is modular in nature, three CLIs are considered at this stage, namely, L1, L2, and L3, and three bidirectional PE switches composed of IGBTs are named as S1, S2, and S3. It must be noted that the CLIs are connected in series, and these are not coupled magnetically. The working principle of proposed topology, analysis to determine the size of CLIs, current in different stages, and transient overvoltage analysis are discussed in Section 2 of the paper. In Section 3, simulation results are presented to verify the theoretical concepts. Section 4 contains the comparative analysis of proposed solutions with other available topologies. Finally, in Section 5, the conclusions of the paper are presented. 
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Proposed Topology
Working Principle
The proposed HCB with FCLC contains three branches: the main branch, auxiliary branch, and energy transfer branch, as shown in Figure 3 . The main branch constitutes a mechanical switch called UFD, and bidirectional PE switches composed of IGBTs, also known as LCS. The proposed FCLC to limit the fault current is placed in the auxiliary branch. The third branch of the HCB is called the energy absorption branch, which consists of an MOA. In Figure 3 , the value of CLR is represented by L b , which is called the breaker impedance. Although the design of the FCLC is modular in nature, three CLIs are considered at this stage, namely, L 1 , L 2 , and L 3 , and three bidirectional PE switches composed of IGBTs are named as S 1 , S 2 , and S 3 . It must be noted that the CLIs are connected in series, and these are not coupled magnetically. In order to understand the working principle of the proposed scheme and its contours, it is divided into four different working periods. The different operating periods with reference of time are shown in Figure 4 . During 0 ≤ t ≤ t1, normal current flows through the whole system including the main branch of the CB. The path-I indicates the current during this interval (see Figure 5a ). Normal current means the rated current of the system, defined according to design considerations. At t1, the fault in the system is suspected. After the fault is suspected, it usually takes a few milliseconds to confirm. During this time, the current continues to flow through the main branch of the CB and switches start to open gradually. The direction of current flow during this time remains the same as of 0 ≤ t ≤ t1. Once the fault in the system is confirmed at t2, the switches associated with the main branch of the CB are opened and the fault current is directed to the FCLC placed in the auxiliary branch of the CB. At this stage, fault current limitation operation is achieved. Figure 5b explains the current flow during t2 ≤ t ≤ t3. After t3, the switches in the auxiliary branch are opened and the residual fault current is shifted to the MOA. At this stage, the fault current is forced to zero and isolated from the system. The flow of current during this period is elucidated in Figure 5c . In order to understand the working principle of the proposed scheme and its contours, it is divided into four different working periods. The different operating periods with reference of time are shown in Figure 4 . During 0 ≤ t ≤ t 1 , normal current flows through the whole system including the main branch of the CB. The path-I indicates the current during this interval (see Figure 5a ). Normal current means the rated current of the system, defined according to design considerations. At t 1 , the fault in the system is suspected. After the fault is suspected, it usually takes a few milliseconds to confirm. During this time, the current continues to flow through the main branch of the CB and switches start to open gradually. The direction of current flow during this time remains the same as of 0 ≤ t ≤ t 1 . In order to understand the working principle of the proposed scheme and its contours, it is divided into four different working periods. The different operating periods with reference of time are shown in Figure 4 . During 0 ≤ t ≤ t1, normal current flows through the whole system including the main branch of the CB. The path-I indicates the current during this interval (see Figure 5a ). Normal current means the rated current of the system, defined according to design considerations. At t1, the fault in the system is suspected. After the fault is suspected, it usually takes a few milliseconds to confirm. During this time, the current continues to flow through the main branch of the CB and switches start to open gradually. The direction of current flow during this time remains the same as of 0 ≤ t ≤ t1. Once the fault in the system is confirmed at t2, the switches associated with the main branch of the CB are opened and the fault current is directed to the FCLC placed in the auxiliary branch of the CB. At this stage, fault current limitation operation is achieved. Figure 5b explains the current flow during t2 ≤ t ≤ t3. After t3, the switches in the auxiliary branch are opened and the residual fault current is shifted to the MOA. At this stage, the fault current is forced to zero and isolated from the system. The flow of current during this period is elucidated in Figure 5c . Once the fault in the system is confirmed at t 2 , the switches associated with the main branch of the CB are opened and the fault current is directed to the FCLC placed in the auxiliary branch of the CB. At this stage, fault current limitation operation is achieved. Figure 5b explains the current flow during t 2 ≤ t ≤ t 3 . After t 3 , the switches in the auxiliary branch are opened and the residual fault current is shifted to the MOA. At this stage, the fault current is forced to zero and isolated from the system. The flow of current during this period is elucidated in Figure 5c . In order to understand the working principle of the proposed scheme and its contours, it is divided into four different working periods. The different operating periods with reference of time are shown in Figure 4 . During 0 ≤ t ≤ t1, normal current flows through the whole system including the main branch of the CB. The path-I indicates the current during this interval (see Figure 5a ). Normal current means the rated current of the system, defined according to design considerations. At t1, the fault in the system is suspected. After the fault is suspected, it usually takes a few milliseconds to confirm. During this time, the current continues to flow through the main branch of the CB and switches start to open gradually. The direction of current flow during this time remains the same as of 0 ≤ t ≤ t1. Once the fault in the system is confirmed at t2, the switches associated with the main branch of the CB are opened and the fault current is directed to the FCLC placed in the auxiliary branch of the CB. At this stage, fault current limitation operation is achieved. Figure 5b explains the current flow during t2 ≤ t ≤ t3. After t3, the switches in the auxiliary branch are opened and the residual fault current is shifted to the MOA. At this stage, the fault current is forced to zero and isolated from the system. The flow of current during this period is elucidated in Figure 5c . 
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Determination of Current and Size of Current-Limiting Inductors
The size of breaker impedance (CLR/Lb) and current-limiting inductances (CLIs, L1, L2, and L3) depends on design considerations or the desired requirements. The equivalent circuit to estimate the values of current, CLR, and CLIs is divided into two parts: an equivalent circuit of the system before the fault and an equivalent circuit of the system after the fault. The equivalent circuits for the time intervals 0 ≤ t ≤ t1 and t1 ≤ t ≤ t2 are shown in Figure 6a ,b, respectively. The internal resistance of UFD and LCS is minimal, therefore, for simplicity, these are ignored. The second equivalent circuit is drawn for the fault current limitation stage during the time t2 ≤ t ≤t3 and is shown in Figure 6c . During 0 ≤ t ≤ t1, the value of the current increases from zero to the rated value. This rated value is considered as the line current which is predefined. The current during this period is defined by Equation (1). In Equation (1), Idc represents the rated value of the line current. 
Once the fault in the system at t2 is detected, it takes a few milliseconds to confirm the existence of the fault. During this time, the current continues to flow through the main branch of the CB, and the quantum of the fault current in this interval is calculated using the equivalent circuit in Figure 6b . 
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The size of breaker impedance (CLR/Lb) and current-limiting inductances (CLIs, L1, L2, and L3) depends on design considerations or the desired requirements. The equivalent circuit to estimate the values of current, CLR, and CLIs is divided into two parts: an equivalent circuit of the system before the fault and an equivalent circuit of the system after the fault. The equivalent circuits for the time intervals 0 ≤ t ≤ t1 and t1 ≤ t ≤ t2 are shown in Figure 6a ,b, respectively. The internal resistance of UFD and LCS is minimal, therefore, for simplicity, these are ignored. The second equivalent circuit is drawn for the fault current limitation stage during the time t2 ≤ t ≤t3 and is shown in Figure 6c . During 0 ≤ t ≤ t1, the value of the current increases from zero to the rated value. This rated value is considered as the line current which is predefined. The current during this period is defined by Equation (1). In Equation (1), Idc represents the rated value of the line current.
Once the fault in the system at t2 is detected, it takes a few milliseconds to confirm the existence of the fault. During this time, the current continues to flow through the main branch of the CB, and the quantum of the fault current in this interval is calculated using the equivalent circuit in Figure 6b . During 0 ≤ t ≤ t 1 , the value of the current increases from zero to the rated value. This rated value is considered as the line current which is predefined. The current during this period is defined by Equation (1). In Equation (1), I dc represents the rated value of the line current.
Once the fault in the system at t 2 is detected, it takes a few milliseconds to confirm the existence of the fault. During this time, the current continues to flow through the main branch of the CB, and the quantum of the fault current in this interval is calculated using the equivalent circuit in Figure 6b . The current during t 1 ≤ t ≤ t 2 is calculated with the application of KVL and Laplace Transformation. The final result is given obtained in the time domain, which is given by Equation (2).
In Equation (2), I 1 is the constant which depends on the initial condition, V dc is the rated line voltage, and L b represents the value of CLR. In Equation (2), the constant I 1 is accessed by using Equation (1) . From Equation (2), an approximate value of L b can be calculated, keeping in view the maximum permissible range of fault current I 2 , which is the peak value of the current the system attains after fault detection. Once the fault is confirmed at t 2 , the FCLC in the auxiliary branch is activated. For this case, the equivalent circuit diagram is shown in Figure 6c . The following constraints are considered for calculating the current during this period:
Application of KVL for the circuit in Figure 6c results in the following equation:
or
Solving Equation (5) to get the current during the time t 2 ≤ t ≤ t 3 :
In Equation (7), the current I 2 depends on the initial conditions. From Equation (3), it is obvious that I 2 is the maximum permitted current after fault detection. Since I 3 represents the amount of suppressed current, Equation (7) is used to estimate the values of inductances (L 1 = L 2 = L 3 = L) used during the fault current limitation stage. After the time t 3 , the residual current I 3 is transferred to the energy absorption branch (i.e., MOA) and the fault current at this stage is converged to zero and isolated from the system. The energy absorbed by the MOA at the final stage is calculated using the following mathematical relationship [33] :
In Equation (8), E represents the energy absorbed by the MOA, V(t) represents the voltage across the MOA, and I(t) represents the current through the MOA. The graphical illustration of DC current explaining the behavior of the current in different stages is highlighted in Figure 7 . In Figure 7 , t fc represents fault clearance time, which is calculated as:
Based on the above analysis, it can be concluded that the transfer of current from one branch of the breaker to another branch at the switching instants t 1 , t 2 , t 3 , and t 4 depends on two factors: maximum values of the current and time to attain it. In other words, it depends on rate of change of the current. 
Transient Overvoltage Analysis
By application of FCLC in the auxiliary branch of the proposed HCB, the quantum of the fault current can be reduced effectively. However, due to the use of FCLC in the auxiliary branch, the main branch of the breaker has to sustain voltage overshoot for a brief time. To avoid this problem, the protection scheme for the main branch is essential. In this context, several approaches are discussed in the literature. For example, in Reference [34] , the concept of parallel MOA was used to guard PE switches against overvoltage; the schematic layout is shown in Figure 8 , where Rs and Ls represent system resistance and inductance, respectively, Lp represents stray inductance that exists between IGBT switch and main arrester (MOAm), and Vdc represents the terminal DC voltage. The components with dotted lines are used to protect the IGBT switch against overvoltage. A similar approach as discussed in [34] was utilized to protect the switches in the main branch against transient overvoltage; the schematic layout is given in Figure 9 . 
By application of FCLC in the auxiliary branch of the proposed HCB, the quantum of the fault current can be reduced effectively. However, due to the use of FCLC in the auxiliary branch, the main branch of the breaker has to sustain voltage overshoot for a brief time. To avoid this problem, the protection scheme for the main branch is essential. In this context, several approaches are discussed in the literature. For example, in Reference [34] , the concept of parallel MOA was used to guard PE switches against overvoltage; the schematic layout is shown in Figure 8 , where R s and L s represent system resistance and inductance, respectively, L p represents stray inductance that exists between IGBT switch and main arrester (MOA m ), and V dc represents the terminal DC voltage. The components with dotted lines are used to protect the IGBT switch against overvoltage. A similar approach as discussed in [34] was utilized to protect the switches in the main branch against transient overvoltage; the schematic layout is given in Figure 9 .
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Results and Discussion
The proposed HCB with FCLC is tested with a three-terminal VSC-HVDC transmission system, using PSCAD/EMTDC simulation tool. The VSC is based on a two-level converter with the standard double-loop control scheme for each terminal. The schematic layout of the system with the placement of HCB is elucidated in Figure 10 . The details of parameters for each terminal are given in Table-A1 in the Appendix [21] . The details of parameters used for the proposed HCB with FCLC for preliminary simulation analysis are available in Table-A2 in the Appendix. To test the performance of the proposed HCB with FCLC, the L-G fault on cable 12 is introduced. The proposed breaker to limit and isolate the fault current is commissioned on either side of the transmission line. The overall response DC current with the placement of the proposed breaker is shown in Figure 11 The details of the events for the particular result are as follows. From 0 to 0.2 s, the system is allowed to operate in normal or steady-state condition. During this time, the system carries the rated DC current, which is defined as 0.5 kA. At 0.2 s (say, t1) , the L-G fault is introduced on cable 12. It can be observed from the result in Figure 11 that the fault current increases with a high rate, and at 0.202 s (say, t2), the fault current reaches the level of approximately 4 kA. During this interval, the fault current is allowed to flow though the main branch of the breaker. 
The proposed HCB with FCLC is tested with a three-terminal VSC-HVDC transmission system, using PSCAD/EMTDC simulation tool. The VSC is based on a two-level converter with the standard double-loop control scheme for each terminal. The schematic layout of the system with the placement of HCB is elucidated in Figure 10 . The details of parameters for each terminal are given in Table A1 in the Appendix A [21] . The details of parameters used for the proposed HCB with FCLC for preliminary simulation analysis are available in Table A2 in the Appendix A. To test the performance of the proposed HCB with FCLC, the L-G fault on cable 12 is introduced. The proposed breaker to limit and isolate the fault current is commissioned on either side of the transmission line. The overall response DC current with the placement of the proposed breaker is shown in Figure 11 . It must be noted that the performance of the proposed HCB is analyzed for 200 kV voltage level. This voltage level is used in various real-world projects; for example, the Zhoushan five-terminal VSC-HVDC project in China is designed for 200 kV voltage level. Thus the simulation results provide a good assessment considering the real-world applications and operating conditions. 
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At 0.202 s, the fault in the system is considered confirmed, and the fault-current-limiting operation begins, by opening the switches in the main branch and closing the switches in the FCLC (in auxiliary branch). The FCLC remains alive for 3 milliseconds and the fault current first drops sharply and then at 0.205 s, it reaches the value of less than 3 kA. In this way, by employing the FCLC, the fault current is reduced significantly. After 0.205 s (say, t 3 ), the switches in the FCLC are opened and the residual current is shifted to the MOA, and at the instant t 4 , the fault current is fully isolated from the system.
The supplementary results include the current though the main branch, auxiliary branch, and energy absorption branch of the breaker; these results are shown in Figure 12a -c, respectively. These results segregate the response of the DC current during different intervals. For example, in Figure 12a , the current through the LCS is outlined, which shows that from 0 to 0.202 s, the current flows through the main branch, and at 0.202 s, the switches open completely and the current drops to zero. Likewise, from Figure 12b , it can be observed that the FCLC remains inactive until 0.202 s, and after that, the fault-current-limiting operation begins, and due to the three CLIs, the current in this branch is restricted to 1.5 kA (approximately). At 0.205 s, the switches in the FCLC open and the current in the branch is dropped to zero. Right after 0.205 s, the residual current is shifted to the MOA, which is shown in Figure 12c .
At 0.202 s, the fault in the system is considered confirmed, and the fault-current-limiting operation begins, by opening the switches in the main branch and closing the switches in the FCLC (in auxiliary branch). The FCLC remains alive for 3 milliseconds and the fault current first drops sharply and then at 0.205 s, it reaches the value of less than 3 kA. In this way, by employing the FCLC, the fault current is reduced significantly . After 0.205 s (say, t3) , the switches in the FCLC are opened and the residual current is shifted to the MOA, and at the instant t4, the fault current is fully isolated from the system.
The supplementary results include the current though the main branch, auxiliary branch, and energy absorption branch of the breaker; these results are shown in Figure 12a -c, respectively. These results segregate the response of the DC current during different intervals. For example, in Figure  12a , the current through the LCS is outlined, which shows that from 0 to 0.202 s, the current flows through the main branch, and at 0.202 s, the switches open completely and the current drops to zero. Likewise, from Figure 12b , it can be observed that the FCLC remains inactive until 0.202 s, and after that, the fault-current-limiting operation begins, and due to the three CLIs, the current in this branch is restricted to 1.5 kA (approximately). At 0.205 s, the switches in the FCLC open and the current in the branch is dropped to zero. Right after 0.205 s, the residual current is shifted to the MOA, which is shown in Figure 12c .
Furthermore, the result in Figure 13a represents the voltage across the circuit breaker. It is important to note that all branches in the circuit breaker are connected in parallel, so the voltage across them is the same. To avoid voltage overshoot across the main branch of the circuit breaker, due to parasitic inductance and CLIs in the auxiliary branch of the breaker, an MOA of larger size (MOAov) is used with the main branch of the breaker, as discussed in [34] . This MOA shares some part of the energy in the fault current limitation stage and also resists the voltage overshoot across the main branch of the breaker in order to reduce the quantum of the fault current. From Figure 13a , it can be noted that the voltage overshoot is observed twice, first when the fault-current-limiting operation begins at 0.202 s, and secondly at 0.205 s, when the residual current is transferred to the MOA. Figure 13b Furthermore, the result in Figure 13a represents the voltage across the circuit breaker. It is important to note that all branches in the circuit breaker are connected in parallel, so the voltage across them is the same. To avoid voltage overshoot across the main branch of the circuit breaker, due to parasitic inductance and CLIs in the auxiliary branch of the breaker, an MOA of larger size (MOA ov ) is used with the main branch of the breaker, as discussed in [34] . This MOA shares some part of the energy in the fault current limitation stage and also resists the voltage overshoot across the main branch of the breaker in order to reduce the quantum of the fault current. From Figure 13a , it can be noted that the voltage overshoot is observed twice, first when the fault-current-limiting operation begins at 0.202 s, and secondly at 0.205 s, when the residual current is transferred to the MOA. Moving forward, the impact of varying the values of current-limiting inductances (L1 = L2 = L3 = L) in the FCLC is also observed, keeping all other parameters unchanged, and Figure 14 shows the overall response of the DC current. It is observed from the results that the larger values of inductances lower the rate of increase of the current and also improve the fault clearance time (i.e., tfc). In addition, the peak value of the current during the fault current limitation stage reduces with larger L. Figure  15a ,b show the corresponding energy absorbed by overvoltage arrester (MOAov) and main arrester (MOAm), respectively. The quantified data of system response under varying values of L is given in Table 1 . Moving forward, the impact of varying the values of current-limiting inductances (
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Comparative Analysis of Proposed Breaker and Other Topologies
So far, the critical results of the proposed HCB with FCLC under various conditions have been discussed. In this segment of the paper, the performance of the proposed HCB with FCLC is compared with other solutions to evaluate the effectiveness and competitiveness. For this purpose, a three-terminal VSC-HVDC model is used, with the same parameters discussed in Table A1 in the Appendix A. The designs of the proposed FCLC and current-limiting breaker in [20] are modular in nature, therefore the number of CLIs can be changed according to requirements; for compression purpose, one CLR and three CLIs are used. The details of breaker parameters used for compression purpose are the same as in Table A2 in the Appendix A.
The results presented in Figure 16 signify the DC current flowing through the systems for three different cases. The results in Figure 17 show the response of voltage across the breaker, and Figure 18 shows the power absorbed by the main arrester for different solutions. The details of the results discussed in Figure 16 are as follows: at 0.2 s, a fault in the system is introduced, and for 2 milliseconds, the current is allowed to flow through the main branch of breaker discussed in [18, 20] and proposed scheme. It is observable that during this time, the rate of increase of the current and maximum value of current for [18] and the proposed scheme is the same. However, in the same interval, the rate of increase of the fault current is less for the solution discussed in [20] , and the maximum value of the current is also a bit lower. Because the CLIs are used in parallel even in normal condition, they resist the steep increment in the fault current during fault confirmation stage. 
So far, the critical results of the proposed HCB with FCLC under various conditions have been discussed. In this segment of the paper, the performance of the proposed HCB with FCLC is compared with other solutions to evaluate the effectiveness and competitiveness. For this purpose, a three-terminal VSC-HVDC model is used, with the same parameters discussed in Table A1 in the Appendix. The designs of the proposed FCLC and current-limiting breaker in [20] are modular in nature, therefore the number of CLIs can be changed according to requirements; for compression purpose, one CLR and three CLIs are used. The details of breaker parameters used for compression purpose are the same as in Table A2 in the Appendix.
The results presented in Figure 16 signify the DC current flowing through the systems for three different cases. The results in Figure 17 show the response of voltage across the breaker, and Figure  18 shows the power absorbed by the main arrester for different solutions. The details of the results discussed in Figure 16 are as follows: at 0.2 s, a fault in the system is introduced, and for 2 milliseconds, the current is allowed to flow through the main branch of breaker discussed in [18, 20] and proposed scheme. It is observable that during this time, the rate of increase of the current and maximum value of current for [18] and the proposed scheme is the same. However, in the same interval, the rate of increase of the fault current is less for the solution discussed in [20] , and the maximum value of the current is also a bit lower. Because the CLIs are used in parallel even in normal condition, they resist the steep increment in the fault current during fault confirmation stage. The fault-current-limiting operation is applied for 3 milliseconds. During the fault current limitation stage, the current starts to flow through the auxiliary branch of the breaker in [18, 20] and the proposed scheme. Since the design of the breaker in [18] has no capacity to limit the fault current, during this interval, the current continues to increase and reaches the peak value of 8 kA (approximately). For [20] , during this time, the intensity of the fault current is first reduced and then increased to the level of 2 kA (approximately). In the proposed scheme, the FCLC is employed in the auxiliary branch, and thus the fault current is first dropped and then increased to 1.4 kA (approximately).
The details of results concerning voltage across the breaker in Figure 17 is as follows. From 0 to 0.2 s, the voltage across the breaker is zero for all cases because during this time, the system is operating in normal condition. At 0.2 s, a fault in the system is introduced for the proposed HCB, and [18] the voltage remains zero until 0.202 s, because for 2 ms after the introduction of the fault, the current continues to flow through the main branch of the breaker. For Reference [20] , the voltage across the breaker is also observed during fault confirmation stage due to the use of parallel CLIs. At 0.202 s, the fault current limitation starts; the transient voltage overshoot is large for Reference [20] , however, it can be compensated using capacitors in parallel with BCBs. For the proposed HCB with FCLC, the transient voltage overshoot is controlled using the concept of parallel arresters as mentioned in [34] . The voltage across the breaker discussed in [18] remains zero during the faultcurrent-limiting stage because no fault-current-limiting component is used. The second voltage overshoot is observed when the current is shifted to the main MOA at the final stage. From Figure  17 , it can be observed that during this stage, voltage across the proposed HCB is better than the other two cases. The results in Figure 18 show the power absorbed by the main arrester under different causes, and it is clear that the main arrester in the proposed HCB absorbs the energy less than the The fault-current-limiting operation is applied for 3 milliseconds. During the fault current limitation stage, the current starts to flow through the auxiliary branch of the breaker in [18, 20] and the proposed scheme. Since the design of the breaker in [18] has no capacity to limit the fault current, during this interval, the current continues to increase and reaches the peak value of 8 kA (approximately). For [20] , during this time, the intensity of the fault current is first reduced and then increased to the level of 2 kA (approximately). In the proposed scheme, the FCLC is employed in the auxiliary branch, and thus the fault current is first dropped and then increased to 1.4 kA (approximately).
The details of results concerning voltage across the breaker in Figure 17 is as follows. From 0 to 0.2 s, the voltage across the breaker is zero for all cases because during this time, the system is operating in normal condition. At 0.2 s, a fault in the system is introduced for the proposed HCB, and [18] the voltage remains zero until 0.202 s, because for 2 ms after the introduction of the fault, the current continues to flow through the main branch of the breaker. For Reference [20] , the voltage across the breaker is also observed during fault confirmation stage due to the use of parallel CLIs. At 0.202 s, the fault current limitation starts; the transient voltage overshoot is large for Reference [20] , however, it can be compensated using capacitors in parallel with BCBs. For the proposed HCB with FCLC, the transient voltage overshoot is controlled using the concept of parallel arresters as mentioned in [34] . The voltage across the breaker discussed in [18] remains zero during the fault-current-limiting stage because no fault-current-limiting component is used. The second voltage overshoot is observed when the current is shifted to the main MOA at the final stage. From Figure 17 , it can be observed that during this stage, voltage across the proposed HCB is better than the other two cases. The results in Figure 18 show the power absorbed by the main arrester under different causes, and it is clear that the main arrester in the proposed HCB absorbs the energy less than the others. The performance evaluation charts in Tables 2 and 3 summarize the details of comparative analysis. From the details of the performance evaluation charts in Tables 2 and 3 , it is established that the proposed HCB with FCLC can prove to be a good alternative to limit and isolate the fault current in VSC-HVDC transmission systems.
Conclusions
A novel topology of HCB is proposed in this paper, with additional characteristics to limit the fault current. The main branch of the breaker is constituted by using UFD and IGBT switches, as used in several other topologies discussed in the literature. In the auxiliary branch, a new circuit named FCLC is introduced. During the fault current suppression stage, the intensity of the fault current is reduced by using FCLC. The reduction in the fault current can cause transient voltage overshoot, which is reduced by using a parallel asserter in the main branch. During fault current limitation, a portion of energy is absorbed by the asserter used for overvoltage protection, thus the requirement for the main asserter is also reduced. The values of CLR and inductances in FCLC can be designed by considering the following aspects: cost, the maximum permissible range of fault current, the required level of fault current suppression, and fault clearance time. A larger size of CLI can reduce the fault current more quickly, but it also causes transient voltage overshoot; consequently, the requirement for protection equipment in the main branch of the breaker also increases, thus a smaller size of CLI is recommended. The simulation results for different case studies and comprehensive comparative analysis indicate that the proposed HCB with FCLC can prove to be a good alternative to limit and isolate the fault current with reasonable efficiency.
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